CMOS XOR/XNOR gate design

Project Discription

This thesis presents a novel thirteen transistor dynamic XOR/XNOR gate intended for advanced microprocessor inbuilt arithmetic and logic unit (ALU). The objectives are to reduce power consumption through dynamic body bias that reduces the threshold of dynamic gate. Traditional dynamic N-Type, dynamic P-Type and dynamic hybrid type is designed and compare with proposed on the basis of following parameter like leakage power, dynamic power, and layout area.

Proposed method utilizes the concept of input body to source bias voltage approach to improve the performance of dynamic XOR//XNOR. It is observed that the new design has lower power dissipation and small layout area. The Monte Carlo simulation of dynamic power consumption also performed to observe the robustness of design against temperature variation.

Project Sample Image